



EE 371 Lecture 4





Faster Carry Bypass (or Carry Skip) Adders

- · We see the basic idea is to form multi-level carry chains
 - Break the bits into groups
 - Ripple the carry in each group, in parallel
 - Ripple the global carry across the groups
- How big should each group be? (N bits total, k bits per group)
 - If ripple time equals block skip time then delay = 2(N-1)+(N/k-2)
- Would groups of different sizes be faster? (yes)
 - Middle groups have longer to generate carry outs; should be larger
 - Early and late groups have ripples in critical path; should be shorter
 - Called "Variable Block Adders"

M Horowitz

EE 371 Lecture 4

9

Carry Select Adders

- Why wait for the carry in? (If you can't find parallelism, invent it!)
 - Calculate answers for a group assuming $C_i = 1$ AND $C_i = 0$
 - Use two adders, and rely on the fact that transistors are cheap
 - Don't do this on the full adder (too expensive), just the MSBs



Many Papers on These Adders

- But no one builds them anymore
 - Or rather, nobody publishes papers on them (or gets PhDs on them)
- These are all clever improvements on adders
 - That tend to optimize transistors along with performance
 - Or are best for narrow-width operands (n=64 is slow)
- But scaling is pushing these adders to the wayside
 - We have very wide-word machines (media applications)
 - We have more transistors than we know what to do with
- Question: As power density questions increase...
 - ... will these "simpler" adders make a comeback?

M Horowitz

EE 371 Lecture 4

Logarithmic, or Tree, Adders

- Fundamental problem: to know C_i, we need C_{i-1}
 - So delay is linear with n, and this dominates for wide adders (n>16)
 - Can we lookahead across multiple levels to figure out carry? Yes.
 - Called "prefix computation" turns delay into logarithmic with n
- Notation is always an issue; everybody does it differently
 - Here, A_{i:i} means the signal "A" for group the ith to jth position
 - P = propagate (A+B)
 - G = generate (AB)
 - C = CarryIn to this bit/Group position

11

Logic Stages For Logarithmic/Tree Adders



An Eight-bit Example

• "Lines and dots" notation shows the tree structure clearly





That Was Half The Algorithm...



An Eight-Bit Example, Finished

• A Brent-Kung adder (1982): what's the critical path?







Dynamic Logic for 4-Bit PG Block





M Horowitz





A Very Dense 16b Tree

Eliminate the carry out tree by computing a group for each bit
Kogge-Stone architecture (1973)



- · Lots of wires, but minimizes the number of logic levels
- We can use this for a quick swag at the minimum delay

M Horowitz

EE 371 Lecture 4

Minimum 64b Adder Delay

- Make a few assumptions
 - Output load is equal to the load on each input
 - Use static gates; very aggressive domino logic may change results
- Simple approximation
 - Need to compute $Sum_i = A_i XOR B_i XOR C_i$
 - C_{in} (LSB) must fanout to all bits for a fanout of 64
 - Extra logic in chain raises effective fanout to about 128 → 3.5 FO4
- More complicated approximation
 - At each stage, P drives 3 gates, G drives 2; effective fanout 1/4 3.5
 - Total fanout = 1.5 (first NAND/NOR) * 3.5⁶ * 1-ish (final mux)
 - 5.7 FO4, not really accounting for parasitic delay correctly

29



A Taxonomy

- Following Harris's 2003 paper
 - Assume 16b radix-2 adder families for this discussion
 - We can modify tree's depth, fanout, and wiring density
- What we've seen already
 - Brent-Kung: 7 logic levels, fanout of 2, one wiring track enough
 - Kogge-Stone: 4 logic levels, fanout of 2, eight wiring tracks
 - Sklansky: 4 logic levels, fanout of up to 9, one wiring track enough
- Formalism: Use a triplet (I,f,t) to represent the adders
 - Logic levels = $log_2N + l$
 - Fanout = $2^{f}+1$
 - Wiring tracks = 2^t

Brent-Kung: (3,0,0) Kogge-Stone: (0,0,3) Sklansky: (0,3,0)

M Horowitz

Points on a plane?

EE 371 Lecture 4

All major adder architectures fall onto the same plane



Using this, we may expect a Han-Carlson adder to...
Trade off logic layers for some increased wiring

33



Other Sparse Trees

