

Timing Lib

2022年6月9日 14:01


Timing Lib

```
library ( smic13_tt ) {  
    delay_model                : table_lookup ;  
    in_place_swap_mode        : match_footprint  
    time_unit                  : "1ns" ;  
    voltage_unit               : "1V" ;  
    current_unit               : "1uA" ;  
    pulling_resistance_unit    : "1kohm" ;  
    leakage_power_unit         : "1nW" ;  
    capacitive_load_unit       ( 1,pf ) ;  
    slew_upper_threshold_pct_rise : 90.00 ;  
    slew_lower_threshold_pct_rise : 10.00 ;  
    slew_upper_threshold_pct_fall : 90.00 ;  
    slew_lower_threshold_pct_fall : 10.00 ;  
    input_threshold_pct_rise    : 50.00 ;  
    input_threshold_pct_fall    : 50.00 ;  
    output_threshold_pct_rise   : 50.00 ;  
    output_threshold_pct_fall   : 50.00 ;  
    nom_process                : 1 ;  
    nom_voltage                 : 1.2 ;  
    nom_temperature             : 25 ;  
    revision                    : 0.1 ;  
}
```

db X
(Lib)

leakage power: 功耗

Overview of Synopsys Timing Lib



Timing model


For different kinds of cells (combinational && sequential)

Timing Modeling

Let us first consider timing arcs for a simple inverter logic. Since it is an inverter, a rising (falling) transition at the input causes a falling (rising) transition at the output.

The two kinds of delay characterized for the cell are:

- T_r : Output rise delay
- T_f : Output fall delay




Notice that the delays are measured based upon the threshold points defined in a cell library, which is typically 50% Vdd.

Timing Modeling

The delay for the timing arc through the inverter cell is dependent on two factors:

- the **output load**, that is, the capacitance load at the output pin of the inverter, and
- the **transition time** of the signal at the input.



- The delay values have a direct correlation with the load capacitance - **the larger the load capacitance, the larger the delay.**
- In most cases, **the delay increases with increasing input transition time.**

delay model for combinational logic
 output load capacitance 输出负载电容
 input transition time 输入过渡时间

Linear Timing Model

A simple timing model is a **linear delay model**, where the delay and the output transition time of the cell are represented as linear functions of the two parameters: input transition time and the output load capacitance.

The general form of the linear model for the delay, D , through the cell is illustrated below.

$$D = D_0 + D_1 * S + D_2 * C$$

where D_0, D_1, D_2 are constants, S is the input transition time, and C is the output load capacitance.

The linear delay models are not accurate over the range of input transition time and output capacitance for submicron technologies, and thus most cell libraries presently use the more complex models such as the non-linear delay model.

NLDM 非线性模型

Non-Linear Delay Model

An NLDM model for delay is presented in a **two-dimensional form**.

The two independent variables being the **input transition time** and the **output load capacitance**, and the entries in the table denoting the **delay**.

Here is an example of such a table for a typical inverter cell:

```
pin (OUT) {
  max_transition : 1.0;
  timing() {
    related_pin : "INP1";
    timing_sense : negative unate;
    cell_rise(delay_template_3x3) {
      index_1 ("0.1, 0.3, 0.7"); /* Input transition */
      index_2 ("0.16, 0.35, 1.43"); /* Output capacitance */
      values ( /* 0.16    0.35    1.43 */ \
        /* 0.1 */ "0.0513, 0.1537, 0.5280", \
        /* 0.3 */ "0.1018, 0.2327, 0.6476", \
        /* 0.7 */ "0.1334, 0.2973, 0.7252");
    }
    cell_fall(delay_template_3x3) {
      index_1 ("0.1, 0.3, 0.7"); /* Input transition */
      index_2 ("0.16, 0.35, 1.43"); /* Output capacitance */
      values ( /* 0.16    0.35    1.43 */ \
        /* 0.1 */ "0.0617, 0.1537, 0.5280", \
        /* 0.3 */ "0.0918, 0.2027, 0.5676", \
        /* 0.7 */ "0.1034, 0.2273, 0.6452");
    }
  }
}
```

对于输出的上升沿和下降沿有两种模型:

```

pin (OUT) {
  max_transition : 1.0;
  timing() {
    related_pin : "INP1";
    timing_sense : negative unate;
  }
  cell_rise(delay_template_3x3) {
    index_1 ("0.1, 0.3, 0.7"); /* Input transition */
    index_2 ("0.16, 0.35, 1.43"); /* Output capacitance */
    values ( /* 0.16 0.35 1.43 */ \
/* 0.1 */ "0.0513, 0.1537, 0.5280", \
/* 0.3 */ "0.1018, 0.2327, 0.6476", \
/* 0.7 */ "0.1334, 0.2973, 0.7252");
  }
  cell_fall(delay_template_3x3) {
    index_1 ("0.1, 0.3, 0.7"); /* Input transition */
    index_2 ("0.16, 0.35, 1.43"); /* Output capacitance */
    values ( /* 0.16 0.35 1.43 */ \
/* 0.1 */ "0.0617, 0.1537, 0.5280", \
/* 0.3 */ "0.0918, 0.2027, 0.5676", \
/* 0.7 */ "0.1034, 0.2273, 0.6452");
  }
}


```

There are **separate** models for the rise and fall delays (for the output pin) and these are labeled as cell_rise and cell_fall respectively.

The type of indices and the order of table lookup indices are described in the lookup table template delay_template_3x3.


Non-Linear Delay Model

The example below corresponds to a general case where the lookup does not correspond to any of the entries available in the table.



高斯消元法 (插值)

Non-Linear Delay Model



Gaussian Elimination

$$\begin{cases} 0.227 = A + B * 0.098 + C * 0.03 + D * 0.098 * 0.03 \\ 0.234 = A + B * 0.098 + C * 0.06 + D * 0.098 * 0.06 \\ 0.323 = A + B * 0.587 + C * 0.03 + D * 0.587 * 0.03 \\ 0.329 = A + B * 0.587 + C * 0.06 + D * 0.587 * 0.06 \end{cases}$$


$$A=0.2006, B=0.1983, C=0.2399, D=0.0677$$

$$Z=0.2006+0.1983 \times 0.32+0.2399 \times 0.05+0.0677 \times 0.32 \times 0.05=0.275$$

Slew Derating

Threshold Specifications and Slew Derating

The slew 1 values are based upon the measurement thresholds specified in the library. Most of the previous generation libraries (0.25µm or older) used 10% and 90% as measurement thresholds for slew or transition time.



```
/* Threshold definitions */
slew_lower_threshold_pct_fall : 30.0;
slew_upper_threshold_pct_fall : 70.0;
slew_lower_threshold_pct_rise : 30.0;
slew_upper_threshold_pct_rise : 70.0;
input_threshold_pct_fall : 50.0;
input_threshold_pct_rise : 50.0;
output_threshold_pct_fall : 50.0;
output_threshold_pct_rise : 50.0;
slew_derate_from_library : 0.5;
```

实际测量值时30%-70%，为了和lib规定的10%-90%作匹配，要通过derate value外推到lib的10%-90%

Threshold Specifications and Slew Derating

The above settings specify that the transition times in the library tables have to be multiplied by 0.5 to obtain the transition times which correspond to the slew threshold (30-70) settings.

This means that the values in the transition tables (as well as corresponding index values) are effectively 10-90 values.

```
/* Threshold definitions */
slew_lower_threshold_pct_fall : 30.0;
slew_upper_threshold_pct_fall : 70.0;
slew_lower_threshold_pct_rise : 30.0;
slew_upper_threshold_pct_rise : 70.0;
input_threshold_pct_fall : 50.0;
input_threshold_pct_rise : 50.0;
output_threshold_pct_fall : 50.0;
output_threshold_pct_rise : 50.0;
slew_derate_from_library : 0.5;
```

Handwritten notes: $90-10$, $\times 0.5$, $10\% \sim 30\%$


During characterization, the transition is measured at 30-70 and the transition data in the library corresponds to extrapolation of measured values to 10% to 90% $((70 - 30)/(90 - 10) = 0.5)$.

Threshold Specifications and Slew Derating

When slew derating is specified, the slew value internally used during delay calculation is:

$\text{library_transition_time_value} \times \text{slew_derate}$

Handwritten note: $1 < J^*$



This is the slew used internally by the delay calculation tool and corresponds to the characterized slew threshold measurement points.

2.7 Timing Arcs and Unateness

Every cell has multiple timing arcs. For example, a combinational logic cell, such as *and*, *or*, *nand*, *nor*, *adder* cell, has timing arcs from each input to each output of the cell. Sequential cells such as flip-flops have timing arcs from the clock to the outputs and timing constraints for the data pins with respect to the clock. Each timing arc has a timing sense, that is, how the output changes for different types of transitions on input. The timing arc is **positive unate** if a rising transition on an input causes the output to rise (or not to change) and a falling transition on an input causes the output to fall (or not to change). For example, the timing arcs for *and* and *or* type cells are positive unate. See Figure 2-17(a).





Figure 2-17 Timing sense of arcs.

Timing model - Combinational Cells

Timing Models - Combinational Cells

Let us consider the timing arcs for a two-input and cell. Both the timing arcs for this cell are **positive_unate**; therefore an input pin rise corresponds to an output rise and vice versa.



This implies that for the NLDM model, there would be four table models for specifying delays. Similarly, there would be four such table models for specifying the output transition times as well.

cell_rise: 输出上升沿的cell delay (由input transition和output load cap决定)


rise_transition: 输出上升沿的transition time (由input transition和output load cap决定)

Timing Models - Combinational Cells

```
pin (OUT) {
  max_transition : 1.0;
  timing() {
    related_pin : "INP1";
    timing_sense : negative_unate;
    cell_rise(delay_template_3x3) {
      index_1 ("0.1, 0.3, 0.7");
      index_2 ("0.16, 0.35, 1.43");
      values ( \
        "0.0513, 0.1537, 0.5280", \
        "0.1018, 0.2327, 0.6476", \
        "0.1334, 0.2973, 0.7252");
    }
    rise_transition(delay_template_3x3) {
      index_1 ("0.1, 0.3, 0.7");
```

```
      index_2 ("0.16, 0.35, 1.43");
      values ( \
        "0.0417, 0.1337, 0.4680", \
        "0.0718, 0.1827, 0.5676", \
        "0.1034, 0.2173, 0.6452");
    }
    cell_fall(delay_template_3x3) {
      index_1 ("0.1, 0.3, 0.7");
      index_2 ("0.16, 0.35, 1.43");
      values ( \
        "0.0617, 0.1537, 0.5280", \
        "0.0918, 0.2027, 0.5676", \
        "0.1034, 0.2273, 0.6452");
    }
    fall_transition(delay_template_3x3) {
      index_1 ("0.1, 0.3, 0.7");
      index_2 ("0.16, 0.35, 1.43");
      values ( \
        "0.0817, 0.1937, 0.7280", \
        "0.1018, 0.2327, 0.7676", \
        "0.1334, 0.2973, 0.8452");
```

Timing model - Sequential Cells



Setup time definition in timing model

input pin: D

related pin: CK

setup_rising: 时钟在上升沿触发, 定义的setup time

rise_constraint: 输入D pin是上升沿, setup time (由data transition和clock transition决定)

fall_constraint: 输入D pin是下降沿, setup time (由data transition和clock transition决定)

Timing Models - Sequential Cells

```
pin (D) {
  direction : input;
  ...
  timing () {
    related_pin : "CK";
    timing_type : "setup_rising";
    rise_constraint ("setuphold_template_3x3") {
      index_1("0.4, 0.57, 0.84"); /* Data transition */
      index_2("0.4, 0.57, 0.84"); /* Clock transition */
      values( /* 0.4 0.57 0.84 */ \
        /* 0.4 */ "0.063, 0.093, 0.112", \
        /* 0.57 */ "0.526, 0.644, 0.824", \
        /* 0.84 */ "0.720, 0.839, 0.930");
    }
  }
}
```

```
fall_constraint ("setuphold_template_3x3") {
  index_1("0.4, 0.57, 0.84"); /* Data transition */
  index_2("0.4, 0.57, 0.84"); /* Clock transition */
  values( /* 0.4 0.57 0.84 */ \
    /* 0.4 */ "0.762, 0.895, 0.969", \
    /* 0.57 */ "0.804, 0.952, 0.166", \
    /* 0.84 */ "0.159, 0.170, 0.245");
}
```

input pin: D

related pin: CK

hold_rising: 时钟在上升沿触发, 定义的hold time

rise_constraint: 输入D pin是上升沿, hold time (由data transition和clock transition决定)

fall_constraint: 输入D pin是下降沿, hold time (由data transition和clock transition决定)

Timing Models - Sequential Cells

```
timing () {
  related_pin : "CKN";
  timing_type : "hold_rising";
  rise_constraint ("setuphold_template_3x3") {
    index_1("0.4, 0.57, 0.84"); /* Data transition */
    index_2("0.4, 0.57, 0.84"); /* Clock transition */
    values( /* 0.4 0.57 0.84 */ \
      /* 0.4 */ "-0.220, -0.339, -0.584", \
      /* 0.57 */ "-0.247, -0.381, -0.729", \
      /* 0.84 */ "-0.398, -0.516, -0.864");
  }
}
```

```
fall_constraint ("setuphold_template_3x3") {
  index_1("0.4, 0.57, 0.84"); /* Data transition */
  index_2("0.4, 0.57, 0.84"); /* Clock transition */
  values( /* 0.4 0.57 0.84 */ \
    /* 0.4 */ "-0.028, -0.397, -0.489", \
    /* 0.57 */ "-0.408, -0.527, -0.649", \
    /* 0.84 */ "-0.705, -0.839, -0.580");
}
```

output pin: Q

related_pin: CKN

timing_sense: non_unate (output_pin Q的rise和fall与CKN无关)

cell_rise: 输出Q pin是上升沿

propagation delay由clock transition和output load cap决定

Timing Models - Sequential Cells

- The propagation delay of a sequential cell is from the active edge of the clock to a rising or falling edge on the output.
- Here is an example of a propagation delay arc for a negative edge-triggered flip-flop, from clock pin CKN to output Q.
- This is a non-unate timing arc as the active edge of the clock can cause either a rising or a falling edge on the output Q.

```

timing() {
  related_pin : "CKN";
  timing_type : falling_edge;
  timing_sense : non_unate;
  cell_rise(delay_template_3x3) {
    index_1 ("0.1, 0.3, 0.7"); /* Clock transition */
    index_2 ("0.16, 0.35, 1.43"); /* Output capacitance */
    values ( /*      0.16      0.35      1.43 */ \
      /* 0.1 */  "0.0513, 0.1537, 0.5280", \
      /* 0.3 */  "0.1018, 0.2327, 0.6476", \
      /* 0.7 */  "0.1334, 0.2973, 0.7252");
  }
}

```

```

rise_transition(delay_template_3x3) {
  index_1 ("0.1, 0.3, 0.7");
  index_2 ("0.16, 0.35, 1.43");
  values ( \
    "0.0417, 0.1337, 0.4680", \
    "0.0718, 0.1827, 0.5676", \
    "0.1034, 0.2173, 0.6452");
}


cell_fall(delay_template_3x3) {
  index_1 ("0.1, 0.3, 0.7");
  index_2 ("0.16, 0.35, 1.43");
  values ( \
    "0.0617, 0.1537, 0.5280", \
    "0.0918, 0.2027, 0.5676", \
    "0.1034, 0.2273, 0.6452");
}

fall_transition(delay_template_3x3) {
  index_1 ("0.1, 0.3, 0.7");
  index_2 ("0.16, 0.35, 1.43");
  values ( \
    "0.0817, 0.1937, 0.7280", \
    "0.1018, 0.2327, 0.7676", \
    "0.1334, 0.2973, 0.8452");
}


```

Wireload model


Wireload Models



Distributed RC tree



T-model representation






Pi-model representation

Wireload Models

Here is an example of a wireload model

```


wire_load ("wlm_conservative")
resistance : 5.0;
capacitance : 1.1;
area : 0.05;
slope : 0.5;
fanout_length (1, 2.6);
fanout_length (2, 2.9);
fanout_length (3, 3.2);
fanout_length (4, 3.6);
fanout_length (5, 4.1);
    
```



Different wireload models for different areas

derive length from slope

Wireload Models



Fanout vs wire length

- Length = $4.1 + (8 - 5) * 0.5 = 5.6$ units
- Capacitance = Length * cap_coeff(1.1) = 6.16 units
- Resistance = Length * res_coeff(5.0) = 28.0 units
- Area overhead due to interconnect = Length * area_coeff(0.05) = 0.28 area units