

Next Generation IC Technology Challenges and Opportunities

刘晓芹

大中华区总经理, Ansys电子与半导体事业部

清华大学下一代芯片技术3DIC/Chiplet学术研讨会

2022/10/28




System Level






Bandwidth Deficit Limits System Throughput – MORE I/O DENSITY



Advanced Packaging for Another 10,000X I/O Density Increase







TSMC@2021 IEEE ISSCC

Anslys

TSMC@2021 IEEE ISSCC

Pros and Cons of 3DIC/2.5DIC with Chiplet

Building Chip like Modulized Software Programming!



Courtesy of TSMC Reference Flow

Pros

- Small form factor
- Short channel length & propagation delay
- Lower power, higher bandwidth
- High system performance
- **With Chiplet: Reusable, higher yield, higher IO density/bandwidth**

Cons


- Small heat sink area => Heat accumulation (Thermal)
- Design implementation is hard
- High complexity
- Difficult to analyze, verify and signoff (and testing)
- **With Chiplet: More testing, Connection design/verification/manufacturing, thermal**

Eco System for 2.5D/3D IC Power, Signal and Thermal Integrity

1. Modeling connectivity of complicated 3DIC structure
2. Parasitic modeling of packages (Interposer, FOWLP), board PCB
3. Power, signal and thermal modeling of interconnects of stacked dies
4. Noise source modeling for power, signal and thermal
5. Interface connection (Bump, Ball and TSV) modeling



Modulized 3DIC Design Chiplet with connections (TSMC)




Wendem Beyene, "Power Delivery Network Design and Optimization for High-Speed Systems with Si Interposer", DesignCon 2017

Need for accurate and easy set up for chip, package and board co-simulation
Comprehensive chip, package and system co-design and co-analysis is necessary




Data – Key Driver For Information Society



Data Sensing, Reception, Transmission and Processing
(Electromagnetics, Optics, Electronics, Semiconductors)


Integration Beyond Electronics and Semiconductors – w/ Optics




RF, PMIC, AMS



Chip-Package-Board



FinFET and 3D-IC



Co-packaged electro-optical




5G/6G and Edge IoT




HPC and Cloud




Automotive, Aerospace and Industrial



Multiphysics Solutions for SI/PI/TI/Reliability
(Electromagnetics, Optics, Thermal) x (Die, 3D-IC, Package, Board)



Ansys – A Hub For Scientists and Engineers




Ansys - one of the Big-4 EDA companies

Revenue: ~\$2B EDA, major 3DIC/Chiplet Multiphysics solution provider

One of Four Major EDA companies for Leading Foundry Golden Solution Certification



Ansys SeaScape Platform for Chiplet/3DIC-Centric Multiphysics




The Future is SYSTEM INTEGRATION


2D Shrink



DTCO




3D Logic Layers




More transistors

- Local and optimized on-chip memory
- High-performance logic in 3D
- Dense 3D connectivity




More memory


Chiplets



Active on Active




Monolithic 3D




Logic-memory integration


CV²



Domain-specific technology



Thermal Management



Hot spot image: Prof. K. Goodson (Stanford)

End-to-end optimization

 **Ansys**

