Locgic Synthesis » History » Version 2
jun chen, 03/04/2025 02:07 AM
| 1 | 1 | jun chen | # Locgic Synthesis |
|---|---|---|---|
| 2 | |||
| 3 | |||
| 4 | |||
| 5 | ------------------------ |
||
| 6 | 2 | jun chen | |
| 7 | 1 | jun chen | ## Standards |
| 8 | |||
| 9 | 2 | jun chen | ### HDL |
| 10 | |||
| 11 | attachment:"IEEE 1364.1-2002 Verilog RTL Synthesis.pdf" |
||
| 12 | attachment:"Verilog_IEEE.1364-2005.pdf" |
||
| 13 | attachment:"VHDL-ieee-1076-2019.pdf" |
||
| 14 | attachment:"System Verilog Spec 2017.pdf" |
||
| 15 | |||
| 16 | |||
| 17 | ### UPF |
||
| 18 | 1 | jun chen | |
| 19 | attachment:"IEEE.1801-2009_UPF2.0.pdf" |
||
| 20 | attachment:"IEEE.1801-2013_UPF2.1.pdf" |
||
| 21 | attachment:"IEEE.1801-2015_UPF3.0.pdf" |
||
| 22 | attachment:"IEEE.1801-2018.pdf" |