Locgic Synthesis » History » Version 3
jun chen, 03/04/2025 02:12 AM
| 1 | 1 | jun chen | # Locgic Synthesis |
|---|---|---|---|
| 2 | |||
| 3 | 3 | jun chen | -------------------------- |
| 4 | ## Basic training |
||
| 5 | 1 | jun chen | |
| 6 | 3 | jun chen | attachment:"Lecture04 adder.pdf" |
| 7 | attachment:"Lecture10_logical_effort.pdf" |
||
| 8 | attachment:"Lecture20-adders.pdf" |
||
| 9 | attachment:"Lecture21-multipliers.pdf" |
||
| 10 | attachment:"Lecture23-count-shift.pdf" |
||
| 11 | attachment:"ece667-LSyn-abc-comb.pdf" |
||
| 12 | 1 | jun chen | |
| 13 | ------------------------ |
||
| 14 | 2 | jun chen | |
| 15 | 1 | jun chen | ## Standards |
| 16 | |||
| 17 | 2 | jun chen | ### HDL |
| 18 | |||
| 19 | attachment:"IEEE 1364.1-2002 Verilog RTL Synthesis.pdf" |
||
| 20 | attachment:"Verilog_IEEE.1364-2005.pdf" |
||
| 21 | attachment:"VHDL-ieee-1076-2019.pdf" |
||
| 22 | attachment:"System Verilog Spec 2017.pdf" |
||
| 23 | |||
| 24 | |||
| 25 | ### UPF |
||
| 26 | 1 | jun chen | |
| 27 | attachment:"IEEE.1801-2009_UPF2.0.pdf" |
||
| 28 | attachment:"IEEE.1801-2013_UPF2.1.pdf" |
||
| 29 | attachment:"IEEE.1801-2015_UPF3.0.pdf" |
||
| 30 | attachment:"IEEE.1801-2018.pdf" |