Locgic Synthesis » History » Version 5
jun chen, 03/04/2025 02:24 AM
| 1 | 1 | jun chen | # Locgic Synthesis |
|---|---|---|---|
| 2 | |||
| 3 | 3 | jun chen | -------------------------- |
| 4 | 4 | jun chen | |
| 5 | 3 | jun chen | ## Basic training |
| 6 | 1 | jun chen | |
| 7 | 4 | jun chen | **Mapped gate optimization** |
| 8 | |||
| 9 | 1 | jun chen | attachment:"Lecture10_logical_effort.pdf" |
| 10 | 4 | jun chen | attachment:"LE-talk-Harris.pdf" |
| 11 | |||
| 12 | **Boolean Optimization** |
||
| 13 | |||
| 14 | attachment:"ece667-LSyn-abc-comb.pdf" |
||
| 15 | attachment:"fpga10_speedup.pdf" |
||
| 16 | attachment:"tech05_map.pdf" |
||
| 17 | attachment:"dac05_mux.pdf" |
||
| 18 | |||
| 19 | **Arithmetic Synthesis** |
||
| 20 | |||
| 21 | 3 | jun chen | attachment:"Lecture20-adders.pdf" |
| 22 | 1 | jun chen | attachment:"Lecture21-multipliers.pdf" |
| 23 | attachment:"Lecture23-count-shift.pdf" |
||
| 24 | 4 | jun chen | attachment:"Lecture04 adder.pdf" |
| 25 | attachment:"BK_adder.pdf" |
||
| 26 | 1 | jun chen | |
| 27 | 5 | jun chen | |
| 28 | ## Advanced training |
||
| 29 | |||
| 30 | attachment:"Toturial - logic synthesis toolbox.zip" |
||
| 31 | |||
| 32 | 1 | jun chen | ------------------------ |
| 33 | 2 | jun chen | |
| 34 | 1 | jun chen | ## Standards |
| 35 | |||
| 36 | 2 | jun chen | ### HDL |
| 37 | |||
| 38 | attachment:"IEEE 1364.1-2002 Verilog RTL Synthesis.pdf" |
||
| 39 | attachment:"Verilog_IEEE.1364-2005.pdf" |
||
| 40 | attachment:"VHDL-ieee-1076-2019.pdf" |
||
| 41 | attachment:"System Verilog Spec 2017.pdf" |
||
| 42 | |||
| 43 | |||
| 44 | ### UPF |
||
| 45 | 1 | jun chen | |
| 46 | attachment:"IEEE.1801-2009_UPF2.0.pdf" |
||
| 47 | attachment:"IEEE.1801-2013_UPF2.1.pdf" |
||
| 48 | attachment:"IEEE.1801-2015_UPF3.0.pdf" |
||
| 49 | attachment:"IEEE.1801-2018.pdf" |